Abstract-In order to determine how material characteristics percolate up to system-level improvements in power dissipation for different material systems and device types, we have developed an optimization tool for power diodes. This tool minimizes power dissipation in a diode for a given system operational regime (reverse voltage, forward current density, frequency, duty cycle, and temperature) for a variety of device types and materials. We have carried out diode optimizations for a wide range of system operating points to determine the regimes for which certain power diode materials/devices are favored. In this work, we present results comparing state-of-the-art Si and SiC merged PiN 
INTRODUCTION
Gallium nitride (GaN) is emerging as the next material system enabling higher-performance power electronics, with a unipolar figure-of-merit (UFOM) surpassing that of silicon carbide (SiC). Rapid progress in growth and fabrication of vertical GaN (v-GaN) diodes has been made in the past few years, with device UFOMs exceeding those of SiC [5] [6] [7] [8] . As the voltage is dropped across a thick vertical drift region, rather than along the surface as in lateral devices, v-GaN diodes can operate in systems requiring higher voltage hold-off. This enables competition with SiC and silicon (Si) diodes in voltage regimes above 1200 V.
However, the incorporation of devices into systems is not determined on a UFOM basis, but is driven by the system-level benefits derived by incorporation of a device at given operational parameters (e.g. switching frequency, hold-off voltage, current-carrying capability). At present, the majority of v-GaN devices available are PiN diodes, so a direct apples-toapples comparison with state-of-the-art Si/SiC junction barrier Schottky (JBS) and merged PiN Schottky (MPS) diodes based on device IV curves is difficult and misleading, as it does not directly correspond to system-level losses for the wide range of operating conditions that utilize incorporation of power diodes.
In order to determine the system-level operational regimes for which v-GaN PiN or Si/SiC MPS diodes are preferred, we have developed an optimization tool that can take system operational parameters as an input (required voltage hold-off, forward current density, system frequency, and system duty cycle) and optimize device drift region thickness and doping to minimize system power dissipation using idealized material models for various material systems and device types. We have further extended this analysis to compare yet-undeveloped vGaN JBS devices and analyze how their incorporation into a system would compare against Si/SiC MPS devices.
II. SIMULATION SETUP

A. Optimization Tool
The optimization tool developed here for v-GaN devices is similar to the work described earlier in [13] for SiC devices. The process flow of this optimization tool is shown in Fig. 1 . Briefly, for a given device type and material, a mobility model is used to determine carrier mobilities at a given temperature, doping level, and electric field. The operational parameters of the diode in the system are also defined. These are required blocking voltage, forward current density, switching frequency, duty cycle, and device operational temperature. The optimization program then minimizes power dissipation in the system by altering device drift region thickness and doping (an n-type drift region is assumed) subject to the constraint that device breakdown, determined by (1), is greater than or equal to twice the required blocking voltage [14] .
By iterating across all available system operating parameters, it is possible to develop a map in system operating space and determine which devices/materials are preferred (lowest loss) for any given system operational point based on materials properties.
The optimization tool relies on a number of assumptions and idealities to calculate power dissipation. The tool:
1. Compares metrics from ideal materials and does not consider critical field changes due to defects, nor effects due to other non-idealities (e.g. non-Ohmic contacts, capacitive parasitics); and 2. Focuses on traditional power conversion applications with steady-state frequency and duty cycle. Non-constant frequencies and duty cycles must be transformed into an effective steady-state operation (e.g. number of switching events per cycle).
B. Constituent Equations
During system operation, the power dissipation in a diode is composed of three parts: static power dissipation due to conduction loss or reverse leakage current, dynamic power dissipation due to switching, and power loss due to displacement current:
The static power dissipation is composed of power dissipated in the blocking state (Preverse) and power dissipated in the conducting state (Pforward).
(3)
The reverse power dissipation is simply the product of the required system-level blocking voltage (Vreverse), the leakage current density (Jreverse), and the fractional amount of time in the off-state: (4) To calculate power dissipation in the conducting mode, it is assumed that the JV curve of the diode is piecewise linear, with a constant slope of Ron (Ω·cm 2 ) for applied voltages greater than the diode turn-on voltage (Vturn-on). For a given forward current density (Jforward) and fractional on-time (duty), the forward conduction loss can be described by (5): (5) Assuming that the concentration of electrons is approximately equal to the doping concentration, then the onstate resistance (Ron) is primarily a function of the device thickness (d), doping (Nd), carrier mobilities (μn, μp) and the minority carrier concentration of holes (Δp, assumed to equal the minority concentration of electrons Δn):
The average minority-carrier concentration is equal to the ratio of the stored charge to the device thickness [13] . Since the stored charge, found by integrating the distribution of injected carriers, is equal to the product of the forward current density (Jforward) and the blocking layer ambipolar lifetime (τ), (6) reduces to (7):
The dynamic power dissipation is equal to the frequency of switching multiplied by the sum of energies dissipated in the on (Eon) and off (Eoff) transitions:
The Eoff is assumed to be negligible [21] , while Eon is simply equal to the product of the stored charge and the blocking voltage (Vreverse). As stated previously, the stored charge per unit area is the product of the forward current density and the ambipolar lifetime [13] . Therefore, dynamic power dissipation reduces from (8) to (9): (9) Finally, each switching event induces a displacement current proportional to the capacitance of the diode and the dV/dt of the transition. By integrating the voltage×current product over voltages from Vforward to -Vreverse, the power dissipation due to this effect per switch event can be determined. This must be multiplied by twice the switching frequency to get total power displacement. By assuming the Vforward ≈ Vturn-on, and inserting the classical equation for PN-junction capacitance [14] , the displacement power can be described by (10) [13] : (1) where: Ecrit is the critical electric field (V/cm) d is the drift region thickness (cm) Nd is the doping concentration (#/cm 3 ) εs is the material dielectric constant (F/cm) ε0 is the permittivity of free space (8.85e-14 F/cm) (10)
C. Device Types
As power diode technology has matured, the device structures have become more complicated in order to yield lower losses at the system level. The optimization tool is designed to handle a variety of device types, although each device type will have slightly different constituent equations. In this section, the constituent equation changes that are necessary to characterize the operation of a variety of diode types are presented, ranging from the simplest (PiN diode) to more complex (Schottky, JBS diode), to a state-of-the-art MPS diode.
1) PiN diode
The simplest type of power diode is a PiN diode. It is composed of a lightly-doped n-type region (termed the i-region, even though it is not trulyintrinsic) in contact with a p-doped region, both uniformly doped. A more heavily n-doped region contacts the other side of the i-region. In the forward conduction regime, PiN diodes exhibit high turn-on voltage due to the builtin voltage of the PiN junction. For the purposes of the optimization tool, it is assumed that the built-in voltage, i.e. the voltage that demarcates reverse and forward characteristics in the piecewise linear treatment of the IV curve, is equal to the bandgap of the material comprising the junction.
In the reverse blocking regime, PiN diodes are characterized by low leakage currents, as the thermal generation/recombination process is the only source of free carriers (assuming high-quality material). For simplicity, the optimization tool calculates the reverse leakage current density of PiN diodes to be 1 pA/V.
2) Schottky Barrier Diode
A Schottky barrier diode (SBD) is characterized by lower turn-on voltage, but higher reverse current leakage compared to the PiN diode. The turn-on voltage is determined by the Schottky barrier height between the semiconductor and the metal contact (ϕ), subject to field-induced barrier lowering from the initial barrier height (ϕο) due to image charges. This effect may be modeled by (11) [3] :
where Emax is the maximum value of electric field and is described by [17] :
In the reverse blocking regime, leakage current is driven by thermionic emission [13] over the Schottky barrier (dominant at high temperature) and tunneling of carriers through the Schottky barrier via thermionic field emission (dominant at lower temperature and/or higher doping) [23] as shown in (13):
Unlike a PiN diode, the SBD is a majority-carrier device. Therefore SBDs do not exhibit reverse recovery during turn-off, and effectively have a negligible carrier lifetime. While this is advantageous in high-frequency switching since dynamic power dissipation is negligible, it comes at the cost of eliminating conductivity modulation during forward conduction, increasing Ron compared to PiN diodes.
3) Junction Barrier Schottky diode
The JBS diode or pinch rectifier, first proposed by Baliga [24] , combines the advantages of the SBD (low turn-on voltage) with those of the PiN diode (low leakage current). Therefore, this hybrid device is dominated by the PiN junction in the reverse blocking regime and by the Schottky barrier in the forward conduction regime. Therefore, for the JBS diode, the constituent equation for reverse power dissipation is the same as for a PiN diode, while the equations for dynamic and forward power dissipation are the same as for a SBD.
4) Merged PiN-Schottky diode
The MPS diode is similar to the JBS diode in that it consists of interdigitated regions containing Schottky barriers and PiN junctions. In blocking mode, the MPS diode acts much like a PiN diode, with very low reverse current leakage. However, in forward conducting mode, either the Schottky barrier (JBS mode) or the PiN junction (MPS mode) may be the primary conduction pathway, depending on the magnitude of the forward applied voltage (MPS mode becomes active as the forward voltage increases beyond the bandgap of the pn junction). JBS mode will have lower dynamic power dissipation due to the lack of minority carriers, while MPS mode will exhibit conductivity modulation due to the presence of minority carriers.
Optimizing a device with two possible conduction modes will yield instabilities in the numerical computation, as the optimization will tend to oscillate between metastable local minima. In order to avoid this oscillation, the MPS device was optimized as two separate devices (one in JBS mode and one in MPS mode) and the minimum power dissipation between each mode was chosen.
A summary of the constituent equations for each device type is shown in Table 1 .
D. Materials Properties
The optimization tool requires materials information in order to calculate the appropriate thicknesses and doping levels. The necessary properties and the values used for Si, SiC, and v-GaN are described in Table 2 .
1) Mobility Equations
For a given material, the mobility of electrons and holes is a function of temperature, doping, and applied electric field. For the purposes of this work, the Caughey-Thomas mobility model [25] is used for the low-field regime. In this case, the mobility of a material can be described by Eqs. (14) through (17) . (14) where (15) 1 v-GaN hole mobility is assumed to be 1% of electron mobility (16) (17)
For individual materials, the Caughey-Thomas fit parameters used for the optimization are described in Table 3 1 .
2) Critical Field Equations
The critical electric field (Ec), or the maximum field that can held off in the bulk, is obviously important to the operation of a power diode, as it determines the maximum voltage a material of given thickness can block. Assuming a punch-through regime, the breakdown of a given device is a function of the critical field, device thickness (d), doping (Nd), and dielectric constant (εs), and can be described by (1).
In general, as described by [26] , the critical electric field for a given material tends to increase as the bandgap increases, with secondary effects due to device doping. The critical electric field for Si [17] , SiC [3] , and v-GaN [26] are described by (18) , (19) , and (20), respectively: 
with the values of critical field in V/cm, doping in cm -3 , and Eg of GaN equal to 3.4 eV.
III. RESULTS Fig. 2 shows the results of a single simulation (JF = 250 W/cm 2 , frequency = 307 kHz, duty cycle = 50%) from the optimization program that compares the power dissipated per unit area for four device types (Si MPS, SiC MPS, v-GaN PiN, v-GaN SBD) as a function of blocking voltage. It is important to note that the power density in Fig. 2 is scaled as the die area, not the packaged device area.
In general, the operational abilities of die will be severely limited by packaging technology. While v-GaN PiN die have demonstrated forward conduction capability upwards of 2.5 kA/cm 2 (pulsed) [27] , typical die in commodity packages are rated at ~250 A/cm 2 (continuous). Even so, the power density of the die can reach significant values. For example, the Cree C4D02120E diode [28] in a TO-252 package, with a total die area of 0.014 cm 2 [29] , is rated for 2 A and 60 W operation, yielding 4.1 kW/cm 2 of power dissipation at only 143.6 A/cm 2 of forward current density. More expensive, specially produced power packages can yield even higher possible power densities with larger forward current densities possible (especially in low duty cycle applications).
From the simulation output, it can easily be determined what device type is preferred for a given application by identifying cross-over points between device curves (labeled points A and B 2 ). All WBG devices outperform the Si MPS diode (black dashed trace) for all voltages. v-GaN SBDs (green dots) are preferred (have the smallest power dissipation) for all voltages smaller than the cross-over point denoted as point A (6.2 kV). SiC MPS diodes (red dashed trace) are preferred for voltages between point A (6.2 kV) and point B (7.28 kV) while v-GaN PiN diodes (green line) are preferred for blocking voltages greater than 7.28 kV.
v-GaN SBD devices are preferred over SiC MPS devices at low voltages. The v-GaN device dissipates less power since it has a lower drift region resistance (the device thickness is 50-150% thinner due to the larger Ec) in addition to having a lower Schottky barrier (Table 2 ). This lower barrier reduces the forward conduction loss at the expense of increasing the loss due 2 Cross-over of curves due to extraneous datapoints from incomplete optimization, such as the spike in the curve of the SiC MPS diode near 6.5 kV, are ignored.
to reverse leakage. However, at low voltages, the forward conduction loss is the majority of total power losses, and the increased reverse leakage matters little to the overall power dissipation.
As voltage increases above ~5.5 kV, the reverse leakage power loss becomes significant, and the total power dissipated in the v-GaN SBD device increases rapidly with voltage. The SiC device, since it is an MPS device, experiences only slight increases in power dissipation as a function of blocking voltage and is thus preferred for voltages between 6.2 and 7.28 kV. At 7.28 kV, the v-GaN PiN device becomes preferred, as the thinner drift region thickness compared to that of the SiC MPS diode outweighs the larger higher voltage offset (due to Vturn-on = Eg) at high voltages.
From similar analysis for a wide range of operating conditions, it is possible to determine the preferred device type for any traditional power conversion system.
A. Comparison between State of the Art Diodes
To determine the preferred device type among conventional devices for a variety of system operating conditions, a suite of simulations were carried out comparing Si MPS, SiC MPS, and v-GaN PiN diodes. Simulations were carried out for 2000 voltage points (distributed linearly) from 100 V to 10 kV, 40 switching frequencies (distributed logarithmically) from 100 Hz to 1 MHz, and forward current densities of 50, 100, 250, 500, 1000, and 1500 A/cm 2 . The semiconductor temperature was kept constant at 300 K and the duty cycle of operation was 50%. The preferred type was determined for each simulation run and color mapped in frequency/voltage space. Through this color mapping, the preferred device for each operational point can easily be determined. 2 ) as a function of blocking voltage for Si MPS, SiC MPS, GaN PiN, and GaN SBD diodes at operation conditions of 250 W/cm 2 power density, 307 kHz switching frequency, and 50% duty cycle. Fig. 3 shows the color mapping for simulations at 50% duty cycle, 300 K, and current densities from 50 to 500 A/cm 2 for Si MPS, SiC MPS, and v-GaN PiN diodes. In each of the plots, Si MPS diodes are not preferred for any operating condition, an extension of the results shown in Fig. 2 .
At relatively low forward current density (50 A/cm 2 ), the vGaN PiN diode is preferred over Si and SiC MPS diodes for moderate frequencies and high voltage operation (frequencies between 250 Hz and 45 kHz at voltages above 4.5 kV). SiC MPS diodes tend to be preferred at high operational frequencies due to dynamic power dissipation in the PiN device. Although the short carrier lifetime (~ 7 ns) in v-GaN limits the dynamic power dissipation compared to other materials systems, it is still non-negligible in this regime. The v-GaN PiN is preferred at higher voltages, since the higher value of Ec allows for thinner device thicknesses, decreasing Ron and forward power dissipation (Fig. 2) .
As the forward current density increases, the region where the v-GaN PiN diode is preferred increases. This is because the forward power dissipation at higher forward current density becomes dominated by the product of Jforward Ron, compared to the term in (5) that contains Vturn-on. Therefore, as forward current density increases, the lower Ron of the v-GaN diode (due to the larger Ec) results in a slower power dissipation increase compared to other materials. The minimum blocking voltage for which the PiN diode is preferred (denoted as boundary A in Fig. 3 ) decreases from 4.5 kV at 50 A/cm 2 , to 3.2 kV at 100 A/cm 2 , to 2.2 kV at 250 A/cm 2 , to 1.6 kV at 500 A/cm 2 . This trend continues at a slow rate as current density increases, eventually reaching 1 kV at 1500 A/cm 2 (not shown).
In addition to the minimum blocking voltage of the PiN preferred regime decreasing, the maximum frequency of operation (denoted as boundary B in Fig. 3 ) tends to increase as forward current density increases (the minimum frequency of the PiN preferred regime is constant). This is due to the fact that relative savings in forward conduction loss at higher current densities can offset increases in dynamic power loss at high frequencies, allowing for higher frequency operation.
The maximum operational frequency for which the PiN diode is preferred decreases from 45 kHz at 50 A/cm 2 , to 75 kHz at 100 A/cm 2 , to 242 kHz at 250 A/cm 2 , to 389 kHz at 500 A/cm 2 , eventually reaching 1 kV at 1500 A/cm 2 (not shown).
B. Future v-GaN diode types
The major drawback of PiN devices is the large voltage offset in forward conduction. In Si, this offset voltage is effectively mitigated in many cases by conductivity modulation. Although conductivity modulation is in principle present in vGaN diodes, the low carrier lifetime limits this effect. In order to compete with conventional SiC MPS devices in the low (< 2 kV) voltage regime at moderate forward current densities (those that can be achieved with inexpensive commodity packaging technology), it is apparent that a new device type, a v-GaN SBD, is required. Although there are examples of several researchgrade v-GaN SBDs [30] [31] [32] , there are no commercially available devices to compete with SiC MPS devices. In order to investigate how a notional v-GaN SBD would compare to SiC MPS and v-GaN PiN devices, we have carried out simulations in the same manner as described previously for Si MPS, SiC MPS, v-GaN PiN, and v-GaN SBD devices. The preferred operational regimes of each of these device types are shown in Fig. 4 .
The addition of a v-GaN SBD significantly decreases the preferred region for SiC MPS, especially at lower (< 5 kV) blocking voltages due to the thinner drift region thickness and smaller Schottky barrier. As forward current density increases, the v-GaN PiN preferred region increases to higher frequencies at the expense of the SiC MPS preferred region, as was described previously. The v-GaN SBD preferred region also increases into the SiC MPS region at high frequencies (denoted by boundary A in Fig. 4 ). This is due to the lower Ron of the vGaN device, resulting in much lower forward conduction loss at high forward current densities compared to the SiC MPS. At very high forward current densities (500 A/cm 2 ), the v-GaN SBD maximum voltage increases at the expense of the v-GaN PiN. This is because of dynamic power dissipation in the v-GaN PiN at high frequencies that is not offset by conductivity modulation.
At lower frequencies (denoted by boundary B in Fig. 4) , the v-GaN PiN expands into the v-GaN SBD preferred region due to conductivity modulation at higher forward current densities. At these moderate frequencies, the decrease in forward power dissipation due to conductivity modulation is larger than the increase in dynamic power dissipation. The SiC MPS preferred region (denoted by boundary C in Fig. 4 ) also increases into the v-GaN SBD region due to conductivity modulation.
IV. SUMMARY
The results of an optimization program for power diodes is presented which uses system operational parameters to minimize diode power dissipation by varying device drift region thickness and doping for various diode types and material systems. This allows system designers to choose a preferred device type and material system that minimizes system-level power dissipation. We have compared the power dissipation of independently optimized v-GaN PiN and JBS diodes to SiC and Si MPS devices for a variety of system use parameters.
The results of this work show that for all conditions tested, SiC MPS and v-GaN PiN diodes are preferred over Si MPS diodes. v-GaN PiN diodes are preferred over SiC MPS devices for high-voltage / moderate-frequency operation with the limits of the v-GaN PiN preferred regime increasing with increasing forward current density. If a production-level v-GaN SBD diode were available, it would be preferred over all other devices at low to moderate voltages for all frequencies from 100 Hz to 1 MHz.
This analysis gives valuable information both to system designers as well as device fabricators on how to select the optimum device for a given application and how to compare the operation of different device types and different material systems in a given system.
